Hello,
Thank you for your advice.
I understood that output data is not changed even if asked register is changed.
I have one questions about Register.
Could you tellm the register which we can set phase of output data to clock ?
I need the information for alignment of input timing to FPGA.
Regards,